Digital Electronics (DE)
Seth Harper
2023-24 Course Syllabus

STA Main Line: 816-986-3410   Attendance: 816-986-3413 or email:andrea.bisogno@lsr7.net
Office: Mr. Harper 816-986-3438   E-mail: seth.harper@lsr7.net
Office Hours: 7:30 – 7:45 a.m. or 2:00 – 3:15 p.m., or by appointment

COURSE DESCRIPTION: This course, designed by Project Lead The Way (PLTW), provides a foundation for students who are interested in electrical engineering, electronics, and circuit design. It provides a basic overview of the design of digital circuits. It also familiarizes students with topics such as combinational and sequential logic. The student will be exposed to circuit design tools used in industry, including logic gates, integrated circuits, and programmable logic devices. By taking DE, the student will have a better understanding of the careers and areas within the business where they might thrive.

INSTRUCTIONAL PHILOSOPHY: This course is based on a series of activities and projects that reinforce the electronics field. Students will utilize materials developed for and utilized by industry professionals. The focus of the materials is to prepare the student in a sequential process that takes them through the development of the design process. Since the coursework is collegiate-level and focuses on current industry standards, professional conduct at all times is required.

ESSENTIAL STANDARDS:
1. Identify many of the common components used in electronics.
2. Understand the significance of the base 2 number system in digital electronics.
3. Characterize and troubleshoot circuits through calculations and measurements.
4. Translate a set of design specifications into a functional AOI combinational logic circuit following a formal design process.
5. Evaluate and determine when alternative design strategies are beneficial to a circuit’s design or design process.
6. Describe and demonstrate how programmable logic devices (PLDs) are used in industry to design larger circuits that would be difficult or time consuming to breadboard.
7. Implement commonly used sequential circuit designs to execute tasks used regularly in electronics.
8. Design and implement common types of synchronous and asynchronous counters used in electronics and recognize where these types of counters might be applied in a digital circuit.
9. Use the design process associated with state machines to create a state machine design and implement the circuit.
10. Recognize and relate how microcontrollers represent the next evolution in circuit design to control real world systems.

MAJOR ASSIGNMENTS/PROJECTS:
1. Daily Work/Tests - PCBL Spreadsheet
2. Analog Circuit Design
3. AOI Logic Circuit Design
4. Universal Gates Circuit Design
5. Seven-Segment Display Circuit Design
6. Asynchronous Counter Circuit Design
7. Synchronous Counter Circuit Design
8. State Machine Circuit (S7) Design
9. State Machine Circuit (Raspberry Pi) Design
10. Personalized Semester Project
11. PLTW End of Course Exam
**ASSESSMENT PLAN:** Daily and weekly formative assessments will be used to identify whether students are attaining the essential learning targets on a daily basis. Online quizzes, skills exams, and knowledge exams will be utilized to prepare students for the PLTW End of Course (EOC) exam. Summative assessments will be given, including a comprehensive final at the end of the course that shows achievement of the essential standards and concepts accomplished. In addition to this, students will meet with their instructor one-on-one every two to four weeks to assess and have discourse over the individual student’s competence, progress, and needs.

**DUAL CREDIT OPPORTUNITIES:** Offered to eligible students according to the Coordinating Board of Higher Education through University of Central Missouri. Students must apply to UCM, then enroll in

a. ENGT1010: Applied Electronics with lab (3 hours and 1 hour lab college credit)
b. ENGT1050: Digital Principles and Applications (2 hours and 1 hour lab college credit)*

*required for students in the MIC program

**Enrollment deadlines:** Fall – 9/3/23 Spring – 1/28/24 Cost: $92 per credit hour

**GRADING POLICY:** DE uses a competency-based grading system as follows

1. Engineering Mindset - 10%
2. Tools and Technology - 10%
3. Systems Thinking - 10%
4. Professionalism - 20%
5. Technical Knowledge and Skills - 50%

At STA, we strive to see students not just “get the material,” but to attain mastery over the subjects that they learn. To see this objective through, students will be asked to collect evidence over the course of the semester to prove to their instructor that they are, in fact, competent in the knowledge and skills that have been covered. As they collect evidence, they will place it into the appropriate cell in their PCBL spreadsheet and rate themselves on a scale of one to five, justifying their rating with a short explanation. This evidence can be anything from daily work in class to exam scores to projects completed in the student’s engineering notebook. Through regular one-on-one meetings with their instructor, the student’s rating will be verified through discourse over the presented evidence to determine whether the student has gained competence in the subject at hand.

This grading policy is subject to change at the instructor’s discretion.

The competency-based grading system will be converted to the following standardized grading scale used for STA:

\[
\begin{array}{c|c|c|c|c|c}
95-100 & 73-76 & 87-89 & 70-72 & 83-86 & 67-69 \\
90-94 & 72 & 82 & 66 & 86 & 62 \\
87-89 & 69 & 82 & 62 & 69 & 62 \\
83-86 & 72 & 86 & 62 & 72 & 69 \\
80-82 & 76 & 88 & 69 & 76 & 72 \\
77-79 & 80 & 90 & 72 & 80 & 76 \\
74-76 & 86 & 92 & 76 & 86 & 80 \\
70-72 & 90 & 96 & 80 & 90 & 86 \\
67-69 & 92 & 98 & 86 & 92 & 90 \\
64-66 & 96 & 100 & 90 & 100 & 96 \\
60-62 & 98 & 100 & 96 & 100 & 100 \\
59 & 100 & 100 & 100 & 100 & 100 \\
\end{array}
\]

Colleges use a four point system of grading (A= 4, B=3, C=2, D=1, F=0) without a minus and plus option.

**TUTORING/EXTRA HELP PLAN:** STA utilizes a pyramid of interventions in order to ensure students successfully meet the course requirements. Tutoring or extra help can be obtained by contacting the STA teacher through email, phone or in person. The teacher and student will agree on the arrangements.

**ATTENDANCE POLICY:** Regular attendance reflects dependability. The experience gained by students in the laboratory cannot be duplicated in the event of absence. Summit Technology Academy’s policy may differ from that of the sending school and will be in effect for the period of attendance at STA. Please reference the on-line student handbook for the most current policy. Absences must be reported by parents or guardians to STA by calling 986-3413. Andrea Bisogno is the attendance secretary at STA.
A student shall be allowed no more than nine (9) absences, excused or unexcused, per semester in any one class. When a student reaches 9 days, the school will send an informational letter to the parents, regardless of prior contact by phone or conference. The letter serves as notification of the number and type of absences by the student in each class. On the tenth (10) absence, in any one class, the student will not earn credit for that class. Students will have the opportunity to work with their administrator or teacher to make up missed time prior to the end of the semester. If a student still has 10 or more absences at the conclusion of the semester the student will be required to complete an attendance waiver appeal. A waiver to maintain full credit must be submitted by the end of the semester. This waiver should include documentation of illness, funeral, or family emergency from a medical doctor, dentist, minister, or other official source. The waiver should be turned into the attendance office.

**ELECTRONIC GRADEBOOK/POWER SCHOOL WEBSITE:** Grades are updated on a weekly basis. The Power School website address is [https://powerschool.lsr7.org/public/](https://powerschool.lsr7.org/public/).

**ACADEMIC LETTERING:** Students who have earned a 94.5% or higher in a STA program for first semester and a 94.5% or higher grade at the time of the fifth grading period will receive the academic letter.

**TARDY POLICY:** A tardy will be issued in accordance with the student handbook. Students are on time if they are seated in the classroom at the time of the bell. Tardiness may result in a lower professionalism score.

**DRIVING PRIVILEGES:** Driving to STA is a privilege and can be revoked at any time. Students are allowed to drive to STA as long as their sending school allows them to drive and a permit is on file. Driving permits may be revoked if a student is frequently tardy, late to school, or exhibits irresponsible driving practices upon entering, or leaving STA, etc.

**ELECTRONICS POLICY:** The use of electronics will be allowed at the instructor’s discretion, so long as it does not become a disruption to the classroom nor the student’s own learning. Students will be informed of the negative impact of high screen-time and will be encouraged to make adjustments accordingly. If the use of electronics in class is deemed unprofessional by the instructor, the student may receive lower ratings in their professionalism competency scores.

> How we spend our days is, of course, how we spend our lives  
>  - Annie Dillard

**DAILY MATERIALS NEEDED:**
- Engineering notebook (provided by STA)
- Scientific calculator TI30X SII
- Pencil(s) and pen(s)
- Flash drive (2GB minimum)
- Folder/Binder

**TECHNOLOGY:** Students are required to utilize technology for various assignments. Outside computer and internet access is required.

**LATE WORK:** Late work will be accepted at the instructor’s discretion but may result in a lower professionalism score.